

8. The gate driving circuit of claim 5, wherein the inverter comprises:

- a first inverter transistor connected to a first voltage having a lower voltage level than a low level of the gate signals; and
- a second inverter transistor connected to a second voltage having a same voltage level as the low level of the gate signals.

9. The gate driving circuit of claim 8, wherein the first inverter transistor is back-biased by one of the back-bias voltage and the compensation signal.

10. The gate driving circuit of claim 5, wherein the stage of the plurality of stages further comprises:

- a first pull-down transistor comprising a control end connected to the third input end to receive the third input signal, a first end connected to the third output end, and a second end connected to the back-bias voltage.

11. The gate driving circuit of claim 5, wherein the holding units comprises:

- a first holding transistor comprising a control end connected to the second node and connected through a third node between the back-bias voltage and the third output end; and
- a second holding transistor comprising a control end connected to the second node and connected through the third node between the back-bias voltage and the third output end, and

the stage of the plurality of stages further comprises a fourth output transistor comprising a control end connected to the first node, a first end connected to the clock input end, and a second end connected to the third node.

12. The gate driving circuit of claim 1, wherein each of the first control transistor and the second control transistor comprises:

- a first control electrode;
- an activation portion overlapping the first control electrode;
- an input electrode overlapping the activation portion;
- an output electrode overlapping the activation portion; and
- a second control electrode overlapping the first control electrode and the activation portion, wherein the second control electrode receives the second input signal and the fourth input signal, which control threshold voltages of the first control transistor and the second control transistor.

13. The gate driving circuit of claim 1, wherein the first input signal and the second input signal have an enable level during a same period as each other, and the first input signal is transmitted to the first node through the first control transistor, a threshold voltage of which is lowered by the second input signal.

14. A gate driving circuit comprising:

a plurality of stages which outputs gate signals to corresponding gate lines, respectively,

wherein a stage of the plurality of stages comprises:

- a first control transistor comprising a first end connected to a first end of the stage, a first control end, a second control end, and a second end connected to a first node;
- a second control transistor comprising first and second control ends connected to a second input end of the

stage to receive a second input signal, a first end connected to the first node, and a second end connected to a first voltage;

- a first output transistor comprising a control end connected to the first node, a first end connected to a clock input end of the stage, and a second end connected to a first output end of the stage; and
- a capacitor connected between the control end of the first output transistor and the second end of the first output transistor.

15. The gate driving circuit of claim 14, wherein the stage of the plurality of stages further comprises:

- a second output transistor comprising a first control end connected to the first node, a first end connected to the clock input end, a second end connected to a second output end of the stage to output a carry signal, and a second control end connected to the second output end.

16. The gate driving circuit of claim 15, wherein the stage of the plurality of stages further comprises:

- an inverter which outputs a signal synchronized to a clock signal of the clock input end to a second node during a period other than a period during which the carry signal is output,

wherein the inverter comprises at least two transistors connected to a first voltage having lower voltage level than a low level of the gate signals and back-biased by a back-bias voltage.

17. The gate driving circuit of claim 15, wherein the stage of the plurality of stages further comprises:

- an inverter which outputs a signal synchronized to a clock signal of the clock input end to a second node during a period other than a period during which the carry signal is output,

wherein the inverter comprises a first inverter transistor connected to a first voltage having a lower voltage level than a low level of the gate signals and back-biased by a back-bias voltage, and a second inverter transistor connected to a second voltage having a same voltage level as the low level of the gate signals.

18. A display device comprising:

a display portion including a plurality of pixels connected to corresponding gate lines; and

a gate driver including a plurality of stages which outputs gate signals to the corresponding gate lines,

wherein a stage of the plurality of stages comprises:

- a first control transistor diode-connected between a first input end of the stage and a first node, wherein the first control transistor is biased by a first input signal of the first input end of the stage, and back-biased by a second input signal of a second input end of the stage;

- a second control transistor comprising a control end connected to a third input end to receive a third input signal, a first end connected to the first node, and a second end connected to a first voltage, wherein the second control transistor is back-biased by a fourth input signal of a fourth input end of the stage;

- a first output transistor comprising a control end connected to the first node, a first end connected to a clock input end of the stage, and a second end connected to a first output end of the stage; and

a capacitor connected between the control end and the second end of the first output transistor, and